Welcome to EDACafe - Page Not Found

Editorial

Peggy Aycinena
EDA Weekly
The Best of Times, The Worst of Time: Part 2 Since Part 1 of this article was published on October 13th, events have begun to overwhelm. The dramatic speed with which the …

Mark Gilbert
Careers Corner
Remember that kids' nursery rhyme LAYOFFS, FREEZES, GENERAL DOWNTURN… O MY?

Dr. Russ Henke & Dr. Jack Horgan
EDA & IP Commentary
Commentary: Electronics IP Industry - A November 2008 Update

More Weekly | Career Corner | Commentary

Jobs

Senior R&D Engineer for Real Intent, Inc. at Sunnyvale, CA

Senior PLACE AND ROUTE ENGINEER R&D for EDA Careers at San Jose, CA

SOC Northbridge Architect for Sun Microsystems at Santa Clara, CA

Circuit Design Engineer for Sun Microsystems at Santa Clara, CA

Verification Engineer - Microprocessors for Sun Microsystems at Santa Clara, CA

Sr. Software Engineer - Place & Route (Routing, Timing & Optimization) for Mentor Graphics Corporation at San Jose, CA

Submit Resume | Post Jobs | More Jobs

Books For Sale

VLSI Digital Signal Processing Systems: Design and Implementation, by Keshab K. Parhi.

The Pentium Chronicles: The People, Passion, and Politics Behind Intel's Landmark Chips (Practitioners), by Robert P. Colwell.

More Books

Upcoming Events

DASIP 2008 at Université Libre de Bruxelles Belgium - Nov 24 - 26, 2008

SPS/IPC/DRIVES 2008 at Karl-Schönleben-Strasse Nuremberg Germany - Nov 25 - 27, 2008

Submit | More Events

Tutorials

Identify® RTL Debugger

Taking the Mystery out of the Infamous Formula, "SNR=6.02N + 1.76dB," and Why You Should Care

MT-005: Noise Power Ratio (NPR) – A 65-Year Old Telephone System Specification Finds New Life in Modern Wireless Applications

Submit | More Tutorials